Zero-Heap RTOS Achieves 8.7µs CAN-FD Latency for ASIL-D EV Safety Systems

Engineer Talal Ali has developed and tested a zero-heap, fixed-memory RTOS architecture designed to ensure freedom from interference (FFI) between QM and ASIL-D safety bands in automotive systems compliant with ISO 26262 and ISO 21434. The architecture separates hardware into two domains — a Dual-Core Lockstep ASIL-D security domain and an isolated QM domain — with AUTOSAR E2E CRC protection and hardware security module (HSM) encryption on every CAN frame. Validation was conducted on an electric vehicle platform (HV-CTRL-01 v2.4) using Hardware-in-the-Loop (HIL) simulation on a simulated wet track at 42.6 km/h, where the system maintained stable torque vectoring with a deviation rate of -0.42 rad/s. Key measured results include a CAN-FD latency of 8.7 microseconds, zero memory fragmentation, and a stable vehicle trajectory throughout testing. The developer recommends that EV platform engineers abandon dynamic memory allocation in safety-critical systems in favor of fixed allocation with per-frame CRC and strict QM/ASIL-D domain separation.
This is an AI-generated summary. ShortSingh links to the original source for the complete article.


Discussion (0)
Log in to join the discussion and vote.
Log in