CDR vs Retimer: How High-Speed Interconnects Recover and Regenerate Signals
In high-speed signal processing, CDR (Clock and Data Recovery) and Retimer are not equivalent technologies but exist in a hierarchical relationship, with CDR serving as a core algorithmic module and Retimer functioning as a complete system-level solution. CDR works like a phase-locked loop to extract clock frequency from noisy bit streams and realign voltage transitions, but it can only track jitter rather than eliminate it. A Retimer, by contrast, always contains a high-performance CDR internally while adding Decision Feedback Equalization and retransmission modules that fully digitize the incoming signal and regenerate it with a clean, low-jitter clock, effectively resetting accumulated jitter. This distinction becomes critical at 112G/224G PAM4 speeds, where signal degradation is exponential and channel losses of 20–30 dB can make signals nearly unrecoverable without a Retimer acting as a signal relay station. As data rates push beyond 224 Gbps and modern Retimers gain PCIe/CXL protocol awareness, Retimers are expected to shift from optional components to standard infrastructure in high-speed interconnect design.
This is an AI-generated summary. ShortSingh links to the original source for the complete article.
Discussion (0)
Log in to join the discussion and vote.
Log in